1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
|
/*-
* Copyright (c) 1997, 2001 Hellmuth Michaelis. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
/*---------------------------------------------------------------------------
*
* i4b_usr_sti.c - USRobotics Sportster ISDN TA intern (Tina-pp)
* -------------------------------------------------------------
* last edit-date: [Wed Jan 24 09:28:12 2001]
*
*---------------------------------------------------------------------------*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD$");
#include "opt_i4b.h"
#if defined(USR_STI)
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <machine/bus.h>
#include <sys/rman.h>
#include <sys/socket.h>
#include <net/if.h>
#include <i4b/include/i4b_ioctl.h>
#include <i4b/include/i4b_trace.h>
#include <i4b/layer1/i4b_l1.h>
#include <i4b/layer1/isic/i4b_isic.h>
#include <i4b/layer1/isic/i4b_hscx.h>
/*---------------------------------------------------------------------------*
* USR Sportster TA intern special registers
*---------------------------------------------------------------------------*/
#define USR_HSCXA_OFF 0x0000
#define USR_HSCXB_OFF 0x4000
#define USR_INTL_OFF 0x8000
#define USR_ISAC_OFF 0xc000
#define USR_RES_BIT 0x80 /* 0 = normal, 1 = reset ISAC/HSCX */
#define USR_INTE_BIT 0x40 /* 0 = IRQ disabled, 1 = IRQ's enabled */
#define USR_IL_MASK 0x07 /* IRQ level config */
static u_char intr_no[] = { 0, 0, 0, 0, 0, 1, 0, 2, 0, 0, 3, 4, 5, 0, 6, 7 };
#define ADDR(reg) \
(((reg/4) * 1024) + ((reg%4) * 2))
#ifdef USRTA_DEBUG_PORTACCESS
int debugcntr;
#define USRTA_DEBUG(fmt) \
if (++debugcntr < 1000) printf fmt;
#else
#define USRTA_DEBUG(fmt)
#endif
/*---------------------------------------------------------------------------*
* USRobotics read fifo routine
*---------------------------------------------------------------------------*/
static void
usrtai_read_fifo(struct l1_softc *sc, int what, void *buf, size_t size)
{
register int offset = 0;
register unsigned int base = 0;
USRTA_DEBUG(("usrtai_read_fifo: what %d size %d\n", what, size))
switch (what)
{
case ISIC_WHAT_ISAC:
base = (unsigned int)ISAC_BASE;
break;
case ISIC_WHAT_HSCXA:
base = (unsigned int)HSCX_A_BASE;
break;
case ISIC_WHAT_HSCXB:
base = (unsigned int)HSCX_B_BASE;
break;
default:
printf("usrtai_read_fifo: invalid what %d\n", what);
return;
}
for(;size > 0; size--, offset++)
{
*((u_char *)buf + offset) = inb(base + ADDR(offset));
}
}
/*---------------------------------------------------------------------------*
* USRobotics write fifo routine
*---------------------------------------------------------------------------*/
static void
usrtai_write_fifo(struct l1_softc *sc, int what, void *data, size_t size)
{
register int offset = 0;
register unsigned int base = 0;
USRTA_DEBUG(("usrtai_write_fifo: what %d size %d\n", what, size))
switch (what)
{
case ISIC_WHAT_ISAC:
base = (unsigned int)ISAC_BASE;
break;
case ISIC_WHAT_HSCXA:
base = (unsigned int)HSCX_A_BASE;
break;
case ISIC_WHAT_HSCXB:
base = (unsigned int)HSCX_B_BASE;
break;
default:
printf("usrtai_write_fifo: invalid what %d\n", what);
return;
}
for(;size > 0; size--, offset++)
{
outb(base + ADDR(offset), *((u_char *)data + offset));
}
}
/*---------------------------------------------------------------------------*
* USRobotics write register routine
*---------------------------------------------------------------------------*/
static void
usrtai_write_reg(struct l1_softc *sc, int what, bus_size_t offs, u_int8_t data)
{
register unsigned int base = 0;
USRTA_DEBUG(("usrtai_write_reg: what %d ADDR(%d) %d data %#x\n", what, offs, ADDR(offs), data))
switch (what)
{
case ISIC_WHAT_ISAC:
base = (unsigned int)ISAC_BASE;
break;
case ISIC_WHAT_HSCXA:
base = (unsigned int)HSCX_A_BASE;
break;
case ISIC_WHAT_HSCXB:
base = (unsigned int)HSCX_B_BASE;
break;
default:
printf("usrtai_write_reg invalid what %d\n", what);
return;
}
outb(base + ADDR(offs), (u_char)data);
}
/*---------------------------------------------------------------------------*
* USRobotics read register routine
*---------------------------------------------------------------------------*/
static u_int8_t
usrtai_read_reg(struct l1_softc *sc, int what, bus_size_t offs)
{
register unsigned int base = 0;
u_int8_t byte;
USRTA_DEBUG(("usrtai_read_reg: what %d ADDR(%d) %d..", what, offs, ADDR(offs)))
switch (what)
{
case ISIC_WHAT_ISAC:
base = (unsigned int)ISAC_BASE;
break;
case ISIC_WHAT_HSCXA:
base = (unsigned int)HSCX_A_BASE;
break;
case ISIC_WHAT_HSCXB:
base = (unsigned int)HSCX_B_BASE;
break;
default:
printf("usrtai_read_reg: invalid what %d\n", what);
return(0);
}
byte = inb(base + ADDR(offs));
USRTA_DEBUG(("usrtai_read_reg: got %#x\n", byte))
return(byte);
}
/*---------------------------------------------------------------------------*
* allocate an io port - based on code in isa_isic.c
*---------------------------------------------------------------------------*/
static int
usrtai_alloc_port(device_t dev)
{
size_t unit = device_get_unit(dev);
struct l1_softc *sc = &l1_sc[unit];
int i, num = 0;
bus_size_t base;
/* 49 io mappings: 1 config and 48x8 registers */
/* config at offset 0x8000 */
base = sc->sc_port + 0x8000;
if (base < 0 || base > 0x0ffff)
return 1;
sc->sc_resources.io_rid[num] = num;
bus_set_resource(dev, SYS_RES_IOPORT, num, base, 1);
if(!(sc->sc_resources.io_base[num] =
bus_alloc_resource_any(dev, SYS_RES_IOPORT,
&sc->sc_resources.io_rid[num],
RF_ACTIVE)))
{
printf("isic%d: Error, failed to reserve io #%dport %#x!\n", unit, num, base);
isic_detach_common(dev);
return(ENXIO);
}
num++;
/* HSCX A at offset 0 */
base = sc->sc_port;
for (i = 0; i < 16; i++) {
if (base+i*1024 < 0 || base+i*1024+8 > 0x0ffff)
return 1;
sc->sc_resources.io_rid[num] = num;
bus_set_resource(dev, SYS_RES_IOPORT, num, base+i*1024, 8);
if(!(sc->sc_resources.io_base[num] =
bus_alloc_resource_any(dev, SYS_RES_IOPORT,
&sc->sc_resources.io_rid[num],
RF_ACTIVE)))
{
printf("isic%d: Error, failed to reserve io #%d port %#x!\n", unit, num, base+i*1024);
isic_detach_common(dev);
return(ENXIO);
}
++num;
}
/* HSCX B at offset 0x4000 */
base = sc->sc_port + 0x4000;
for (i = 0; i < 16; i++) {
if (base+i*1024 < 0 || base+i*1024+8 > 0x0ffff)
return 1;
sc->sc_resources.io_rid[num] = num;
bus_set_resource(dev, SYS_RES_IOPORT, num, base+i*1024, 8);
if(!(sc->sc_resources.io_base[num] =
bus_alloc_resource_any(dev, SYS_RES_IOPORT,
&sc->sc_resources.io_rid[num],
RF_ACTIVE)))
{
printf("isic%d: Error, failed to reserve io #%d port %#x!\n", unit, num, base+i*1024);
isic_detach_common(dev);
return(ENXIO);
}
++num;
}
/* ISAC at offset 0xc000 */
base = sc->sc_port + 0xc000;
for (i = 0; i < 16; i++) {
if (base+i*1024 < 0 || base+i*1024+8 > 0x0ffff)
return 1;
sc->sc_resources.io_rid[num] = num;
bus_set_resource(dev, SYS_RES_IOPORT, num, base+i*1024, 8);
if(!(sc->sc_resources.io_base[num] =
bus_alloc_resource_any(dev, SYS_RES_IOPORT,
&sc->sc_resources.io_rid[num],
RF_ACTIVE)))
{
printf("isic%d: Error, failed to reserve io #%d port %#x!\n", unit, num, base+i*1024);
isic_detach_common(dev);
return(ENXIO);
}
++num;
}
return(0);
}
/*---------------------------------------------------------------------------*
* isic_probe_usrtai - probe for USR
*---------------------------------------------------------------------------*/
int
isic_probe_usrtai(device_t dev)
{
size_t unit = device_get_unit(dev); /* get unit */
struct l1_softc *sc = 0; /* pointer to softc */
void *ih = 0; /* dummy */
/* check max unit range */
if(unit >= ISIC_MAXUNIT)
{
printf("isic%d: Error, unit %d >= ISIC_MAXUNIT for USR Sportster TA!\n",
unit, unit);
return(ENXIO);
}
sc = &l1_sc[unit]; /* get pointer to softc */
sc->sc_unit = unit; /* set unit */
/* see if an io base was supplied */
if(!(sc->sc_resources.io_base[0] =
bus_alloc_resource_any(dev, SYS_RES_IOPORT,
&sc->sc_resources.io_rid[0],
RF_ACTIVE)))
{
printf("isic%d: Could not get iobase for USR Sportster TA!\n",
unit);
return(ENXIO);
}
/* set io base */
sc->sc_port = rman_get_start(sc->sc_resources.io_base[0]);
/* release io base */
bus_release_resource(dev, SYS_RES_IOPORT, sc->sc_resources.io_rid[0],
sc->sc_resources.io_base[0]);
/* check if we got an iobase */
switch(sc->sc_port)
{
case 0x200:
case 0x208:
case 0x210:
case 0x218:
case 0x220:
case 0x228:
case 0x230:
case 0x238:
case 0x240:
case 0x248:
case 0x250:
case 0x258:
case 0x260:
case 0x268:
case 0x270:
case 0x278:
break;
default:
printf("isic%d: Error, invalid iobase 0x%x specified for USR Sportster TA!\n",
unit, sc->sc_port);
return(0);
break;
}
/* allocate all the ports needed */
if(usrtai_alloc_port(dev))
{
printf("isic%d: Could not get the ports for USR Sportster TA!\n", unit);
isic_detach_common(dev);
return(ENXIO);
}
/* get our irq */
if(!(sc->sc_resources.irq =
bus_alloc_resource_any(dev, SYS_RES_IRQ,
&sc->sc_resources.irq_rid,
RF_ACTIVE)))
{
printf("isic%d: Could not get an irq for USR Sportster TA!\n",unit);
isic_detach_common(dev);
return ENXIO;
}
/* get the irq number */
sc->sc_irq = rman_get_start(sc->sc_resources.irq);
/* register interrupt routine */
bus_setup_intr(dev, sc->sc_resources.irq, INTR_TYPE_NET,
NULL, (void(*)(void *))(isicintr),
sc, &ih);
/* check IRQ validity */
if(intr_no[sc->sc_irq] == 0)
{
printf("isic%d: Error, invalid IRQ [%d] specified for USR Sportster TA!\n",
unit, sc->sc_irq);
return(1);
}
/* setup ISAC access routines */
sc->clearirq = NULL;
sc->readreg = usrtai_read_reg;
sc->writereg = usrtai_write_reg;
sc->readfifo = usrtai_read_fifo;
sc->writefifo = usrtai_write_fifo;
/* setup card type */
sc->sc_cardtyp = CARD_TYPEP_USRTA;
/* setup IOM bus type */
sc->sc_bustyp = BUS_TYPE_IOM2;
sc->sc_ipac = 0;
sc->sc_bfifolen = HSCX_FIFO_LEN;
/* setup ISAC and HSCX base addr */
ISAC_BASE = (caddr_t)sc->sc_port + USR_ISAC_OFF;
HSCX_A_BASE = (caddr_t)sc->sc_port + USR_HSCXA_OFF;
HSCX_B_BASE = (caddr_t)sc->sc_port + USR_HSCXB_OFF;
/*
* Read HSCX A/B VSTR. Expected value for USR Sportster TA based
* boards is 0x05 in the least significant bits.
*/
if( ((HSCX_READ(0, H_VSTR) & 0xf) != 0x5) ||
((HSCX_READ(1, H_VSTR) & 0xf) != 0x5) )
{
printf("isic%d: HSCX VSTR test failed for USR Sportster TA\n",
unit);
printf("isic%d: HSC0: VSTR: %#x\n",
unit, HSCX_READ(0, H_VSTR));
printf("isic%d: HSC1: VSTR: %#x\n",
unit, HSCX_READ(1, H_VSTR));
return (1);
}
return (0);
}
/*---------------------------------------------------------------------------*
* isic_attach_usrtai - attach USR
*---------------------------------------------------------------------------*/
int
isic_attach_usrtai(device_t dev)
{
u_char irq = 0;
size_t unit = device_get_unit(dev); /* get unit */
struct l1_softc *sc = 0; /* pointer to softc */
sc = &l1_sc[unit]; /* get pointer to softc */
/* reset the HSCX and ISAC chips */
outb(sc->sc_port + USR_INTL_OFF, USR_RES_BIT);
DELAY(SEC_DELAY / 10);
outb(sc->sc_port + USR_INTL_OFF, 0x00);
DELAY(SEC_DELAY / 10);
/* setup IRQ */
if((irq = intr_no[sc->sc_irq]) == 0)
{
printf("isic%d: Attach error, invalid IRQ [%d] specified for USR Sportster TA!\n",
unit, sc->sc_irq);
return(1);
}
/* configure and enable irq */
outb(sc->sc_port + USR_INTL_OFF, irq | USR_INTE_BIT);
DELAY(SEC_DELAY / 10);
return (0);
}
#endif /* defined(USR_STI) */
|