aboutsummaryrefslogtreecommitdiff
path: root/sys/powerpc/include/spr.h
Commit message (Expand)AuthorAgeFilesLines
* Add the rest of the files for r335481Justin Hibbits2018-06-211-0/+1
* Stop idle threads on power9 in the idle task until an interrupt.Justin Hibbits2018-05-271-0/+1
* Add support for the XIVE XICS emulation mode for POWER9 systemsJustin Hibbits2018-05-201-9/+8
* Add SPR_HSRR0/SPR_HSRR1 definitionsJustin Hibbits2018-05-191-0/+2
* Add support for powernv POWER9 MMU initializationJustin Hibbits2018-05-051-0/+1
* powerpc64: Add DSCR supportJustin Hibbits2018-04-201-0/+1
* Fix typoJustin Hibbits2018-04-081-1/+1
* Powerpc64: Add the facility unavailable trap subsystemJustin Hibbits2018-04-081-0/+14
* Add definition for the PowerPC A2.Nathan Whitehorn2018-02-211-0/+1
* PowerNV: Put processor to power-save state in idle threadWojciech Macek2018-02-211-1/+8
* Remove some unused AIM register declarations that existed to support someNathan Whitehorn2018-01-281-13/+1
* PowerNV: set LPCR[LPES] correctlyWojciech Macek2018-01-111-0/+3
* sys/powerpc: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-271-0/+2
* Definitions for registers and trap types found on new POWER CPUs.Nathan Whitehorn2017-11-251-0/+5
* Add P5010/P5010E for completenessJustin Hibbits2017-10-301-0/+2
* Add some more PVR and SVR definesJustin Hibbits2017-09-091-0/+9
* Introduce 64-bit PowerPC Book-E supportJustin Hibbits2017-03-171-0/+13
* Add Book-E Enhanced Debug (E.D) profile debug supportJustin Hibbits2017-02-011-0/+2
* Add P1022 and compatible SVR IDsJustin Hibbits2016-11-021-0/+4
* Create a new MACHINE_ARCH for Freescale PowerPC e500v2Justin Hibbits2016-10-221-0/+1
* Print machine check address for Book-E.Justin Hibbits2015-11-301-0/+2
* Add PVR identifier for E6500, from the reference.Justin Hibbits2015-09-091-0/+1
* Add machine check register printingJustin Hibbits2015-07-041-0/+8
* Add a new CPU id for a POWER8 variant.Nathan Whitehorn2014-07-061-1/+2
* Add hwpmc(4) support for the PowerPC 970 class processors, direct events.Justin Hibbits2014-02-011-15/+21
* Add PMU-based CPU frequency scaling. This method is used on most TitaniumJustin Hibbits2013-12-131-0/+4
* Add POWER7+ and POWER8 to the CPU ID table.Nathan Whitehorn2013-09-171-0/+2
* Remove duplicate definition of SPR MMCR0.Justin Hibbits2013-08-031-1/+0
* On Nintendo Wii CPUs, the mdp value will be garbage. Set it to NULLAdrian Chadd2012-08-211-0/+1
* Let us manage differences of Book-E PowerPC variations i.e. vendor /Rafal Jaworowski2012-05-271-5/+12
* Provide SPR definitions for newer Book-E (E500mc, E5500, PPC465).Rafal Jaworowski2012-05-261-0/+36
* Unify SPR defines formatting, no funtional changes.Rafal Jaworowski2012-05-261-88/+87
* Implement hwpmc counting PMC support for PowerPC G4+ (MPC745x/MPC744x).Justin Hibbits2011-12-241-6/+6
* o Add system versions for the P4040(E) and P4080(E).Marcel Moolenaar2011-05-291-0/+4
* o Swap the SVR numbers for MPC8533 & MPC8533EMarcel Moolenaar2011-05-271-2/+10
* Fix handling of NX pages on capable CPUs. Thanks to kib for prodding meNathan Whitehorn2011-01-131-0/+3
* Add CPU support code for the IBM Cell Broadband Engine.Nathan Whitehorn2010-11-121-0/+4
* MFppc64:Nathan Whitehorn2010-07-131-1/+19
* The NetBSD Foundation has granted permission to remove clause 3 and 4 fromJoel Dahl2010-03-031-7/+0
* Add SMP support on U3-based G5 systems. This does not yet work perfectly:Nathan Whitehorn2009-10-231-4/+4
* Fix copy/paste typo in last revision. PMC0 control should be shifted 8Nathan Whitehorn2009-06-231-1/+1
* Teach cpu_est_clockrate() about the G5's slightly different PMC. ThisNathan Whitehorn2009-06-171-1/+24
* Initial support for SMP on PowerPC MPC85xx.Rafal Jaworowski2009-05-211-0/+3
* PowerPC common SMP startup and time base rework.Rafal Jaworowski2009-05-141-2/+0
* Factor out platform dependent things unrelated to device drivers into aNathan Whitehorn2009-05-141-0/+1
* Rework the way we get the cacheline size. Instead of having a table ofNathan Whitehorn2009-04-121-0/+2
* Add support for 64-bit PowerPC CPUs operating in the 64-bit bridge modeNathan Whitehorn2009-04-041-0/+42
* Make MPC85xx LAW handling and reset routines aware of the MPC8548 variant.Rafal Jaworowski2009-03-131-0/+2
* Improve MPC85XX helper routines.Rafal Jaworowski2008-12-171-9/+9
* o Remove SPR_TSR & SPR_TCR for AIM.Marcel Moolenaar2008-09-151-8/+23
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-24 02:27:02 +0000