aboutsummaryrefslogtreecommitdiff
path: root/sys/mips/sibyte/sb_machdep.c
Commit message (Expand)AuthorAgeFilesLines
* Remove support for the now very old SiByte MIPS platform. It's notWarner Losh2018-12-191-441/+0
* sys/mips: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-271-0/+2
* Allow the use of soft-interrupts for sending IPIs.Ruslan Bukin2016-09-081-3/+10
* Merge from vmobj-rwlock branch:Attilio Rao2013-02-261-1/+0
* Remove platform APIs which are not used by any code and which had only stubJuli Mallett2012-03-121-25/+0
* At the risk of reducing source compatibility with old NetBSD and Sprite:Juli Mallett2012-03-061-2/+2
* Remove duplicate header includesKevin Lo2011-06-261-2/+0
* - dump_avail layout should be sequence of [start, end)Oleksandr Tymoshenko2010-12-091-3/+1
* - Populate dump_avail with proper values from phys_availOleksandr Tymoshenko2010-12-091-1/+6
* Make the meaning of the 'mask' argument to 'set_intr_mask(mask)' consistentNeel Natu2010-09-151-1/+1
* uint64_t is 'unsigned long' in n64 build, so compiler is unhappy if theNeel Natu2010-08-061-3/+3
* Fix a race between clock_intr() and tick_ticker() when updatingNeel Natu2010-08-051-2/+0
* Remove redunant machine/cpuregs.h include.Warner Losh2010-07-131-4/+3
* Fix Sibyte SMP kernel breakage caused by r208249.Neel Natu2010-05-181-0/+2
* Adds JC's cleanup patches that fix it soRandall Stewart2010-05-181-0/+14
* o) Remove default MAXMEM on SWARM; pmap can readily use lmem for >512MJuli Mallett2010-04-231-0/+11
* Sibyte provides a 64-bit read-only counter that counts at half the processorNeel Natu2010-03-201-0/+30
* Add support for CPUs with cache coherent DMA. The two main changes are:Neel Natu2010-03-041-0/+7
* SMP support for the mips port.Neel Natu2010-02-091-0/+75
* Initialize interrupt controller early on.Neel Natu2010-02-051-0/+18
* Install the XTLB exception handler for Sibyte processors.Neel Natu2010-01-261-0/+24
* - Call post-boot fixup function in order to get proper staticOleksandr Tymoshenko2010-01-251-4/+2
* Remove Sibyte specific code from locore.S that sets the k0seg coherency.Neel Natu2010-01-231-0/+17
* Rename mips_pcpu_init to mips_pcpu0_init since it applies only to theWarner Losh2010-01-091-1/+1
* Centralize initialization of pcpu, and set curthread early...Warner Losh2010-01-081-0/+3
* Remove all CFE-specific code from locore.S. The CFE entrypoint initializationNeel Natu2010-01-061-13/+9
* With this commit our friend RMI will now compile. I haveRandall Stewart2009-10-301-0/+6
* Add sibyte device support.Warner Losh2009-07-041-0/+259