1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -O0 -mtriple=x86_64-unknown-linux-gnu -o - %s | FileCheck %s -check-prefix=X64
@var_825 = external global i16, align 2
@var_32 = external global i16, align 2
@var_901 = external global i16, align 2
@var_826 = external global i64, align 8
@var_57 = external global i64, align 8
@var_900 = external global i16, align 2
@var_28 = external constant i64, align 8
@var_827 = external global i16, align 2
define void @foo() {
; X64-LABEL: foo:
; X64: # BB#0: # %entry
; X64-NEXT: movw $0, {{.*}}(%rip)
; X64-NEXT: movzwl {{.*}}(%rip), %eax
; X64-NEXT: movw %ax, %cx
; X64-NEXT: movw {{.*}}(%rip), %dx
; X64-NEXT: xorw %dx, %cx
; X64-NEXT: # implicit-def: %ESI
; X64-NEXT: movw %cx, %si
; X64-NEXT: movl %eax, %edi
; X64-NEXT: xorl %esi, %edi
; X64-NEXT: movw %di, %cx
; X64-NEXT: movzwl %cx, %esi
; X64-NEXT: movl %esi, %edi
; X64-NEXT: addl %eax, %edi
; X64-NEXT: movl %edi, %r8d
; X64-NEXT: movq %r8, {{.*}}(%rip)
; X64-NEXT: xorl $-772157262, %esi # imm = 0xD1F9D0B2
; X64-NEXT: movl {{.*}}(%rip), %eax
; X64-NEXT: movl %esi, %edi
; X64-NEXT: orl %eax, %edi
; X64-NEXT: orl %edi, %esi
; X64-NEXT: movw %si, %cx
; X64-NEXT: movw %cx, {{.*}}(%rip)
; X64-NEXT: movq {{.*}}(%rip), %r8
; X64-NEXT: testq %r8, %r8
; X64-NEXT: setne %r9b
; X64-NEXT: movzbl %r9b, %eax
; X64-NEXT: movw %ax, %cx
; X64-NEXT: movw %cx, var_827
; X64-NEXT: retq
entry:
store i16 0, i16* @var_825, align 2
%v0 = load i16, i16* @var_32, align 2
%conv = zext i16 %v0 to i32
%v2 = load i16, i16* @var_901, align 2
%conv2 = zext i16 %v2 to i32
%xor = xor i32 %conv, %conv2
%xor3 = xor i32 %conv, %xor
%add = add nsw i32 %xor3, %conv
%conv5 = sext i32 %add to i64
store i64 %conv5, i64* @var_826, align 8
%v4 = load i16, i16* @var_32, align 2
%conv6 = zext i16 %v4 to i64
%v6 = load i16, i16* @var_901, align 2
%conv8 = zext i16 %v6 to i32
%xor9 = xor i32 51981, %conv8
%conv10 = sext i32 %xor9 to i64
%xor11 = xor i64 -1142377792914660288, %conv10
%xor12 = xor i64 %conv6, %xor11
%neg = xor i64 %xor12, -1
%xor13 = xor i64 %conv6, %neg
%v9 = load i16, i16* @var_901, align 2
%v10 = load i64, i64* @var_57, align 8
%or = or i64 %xor13, %v10
%or23 = or i64 %xor13, %or
%conv24 = trunc i64 %or23 to i16
store i16 %conv24, i16* @var_900, align 2
%v11 = load i64, i64* @var_28, align 8
%cmp = icmp ne i64 0, %v11
%conv25 = zext i1 %cmp to i16
store i16 %conv25, i16* @var_827, align 2
ret void
}
|
