aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir
blob: be62832b008a0a0a41f8b48fc48f0b59f1991231 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
# RUN: llc -mtriple=x86_64-linux-gnu -global-isel -run-pass=legalizer %s -o - | FileCheck %s --check-prefix=ALL
--- |
  define <8 x i16> @test_mul_v8i16(<8 x i16> %arg1, <8 x i16> %arg2) #0 {
    %ret = mul <8 x i16> %arg1, %arg2
    ret <8 x i16> %ret
  }

  define <4 x i32> @test_mul_v4i32(<4 x i32> %arg1, <4 x i32> %arg2) #0 {
    %ret = mul <4 x i32> %arg1, %arg2
    ret <4 x i32> %ret
  }

  define <2 x i64> @test_mul_v2i64(<2 x i64> %arg1, <2 x i64> %arg2) #1 {
    %ret = mul <2 x i64> %arg1, %arg2
    ret <2 x i64> %ret
  }

  attributes #0 = { "target-features"="+sse4.1" }
  attributes #1 = { "target-features"="+sse4.1,+avx512vl,+avx512f,+avx512dq" }

...
---
name:            test_mul_v8i16
# ALL-LABEL: name:  test_mul_v8i16
alignment:       4
legalized:       false
regBankSelected: false
# ALL:      registers:
# ALL-NEXT:   - { id: 0, class: _ }
# ALL-NEXT:   - { id: 1, class: _ }
# ALL-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# ALL:          %0(<8 x s16>) = COPY %xmm0
# ALL-NEXT:     %1(<8 x s16>) = COPY %xmm1
# ALL-NEXT:     %2(<8 x s16>) = G_MUL %0, %1
# ALL-NEXT:     %xmm0 = COPY %2(<8 x s16>)
# ALL-NEXT:     RET 0, implicit %xmm0
body:             |
  bb.1 (%ir-block.0):
    liveins: %xmm0, %xmm1

    %0(<8 x s16>) = COPY %xmm0
    %1(<8 x s16>) = COPY %xmm1
    %2(<8 x s16>) = G_MUL %0, %1
    %xmm0 = COPY %2(<8 x s16>)
    RET 0, implicit %xmm0

...
---
name:            test_mul_v4i32
# ALL-LABEL: name:  test_mul_v4i32
alignment:       4
legalized:       false
regBankSelected: false
# ALL:      registers:
# ALL-NEXT:   - { id: 0, class: _ }
# ALL-NEXT:   - { id: 1, class: _ }
# ALL-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# ALL:          %0(<4 x s32>) = COPY %xmm0
# ALL-NEXT:     %1(<4 x s32>) = COPY %xmm1
# ALL-NEXT:     %2(<4 x s32>) = G_MUL %0, %1
# ALL-NEXT:     %xmm0 = COPY %2(<4 x s32>)
# ALL-NEXT:     RET 0, implicit %xmm0
body:             |
  bb.1 (%ir-block.0):
    liveins: %xmm0, %xmm1

    %0(<4 x s32>) = COPY %xmm0
    %1(<4 x s32>) = COPY %xmm1
    %2(<4 x s32>) = G_MUL %0, %1
    %xmm0 = COPY %2(<4 x s32>)
    RET 0, implicit %xmm0

...
---
name:            test_mul_v2i64
# ALL-LABEL: name:  test_mul_v2i64
alignment:       4
legalized:       false
regBankSelected: false
# ALL:      registers:
# ALL-NEXT:   - { id: 0, class: _ }
# ALL-NEXT:   - { id: 1, class: _ }
# ALL-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# ALL:          %0(<2 x s64>) = COPY %xmm0
# ALL-NEXT:     %1(<2 x s64>) = COPY %xmm1
# ALL-NEXT:     %2(<2 x s64>) = G_MUL %0, %1
# ALL-NEXT:     %xmm0 = COPY %2(<2 x s64>)
# ALL-NEXT:     RET 0, implicit %xmm0
body:             |
  bb.1 (%ir-block.0):
    liveins: %xmm0, %xmm1

    %0(<2 x s64>) = COPY %xmm0
    %1(<2 x s64>) = COPY %xmm1
    %2(<2 x s64>) = G_MUL %0, %1
    %xmm0 = COPY %2(<2 x s64>)
    RET 0, implicit %xmm0

...