aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir
blob: 0d66a6384107177e99a1aec4fa391dc53f99221e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
# RUN: llc -mtriple=x86_64-linux-gnu -global-isel -run-pass=legalizer %s -o - | FileCheck %s

--- |
  define i16 @test_mul_i16(i16 %arg1, i16 %arg2) {
    %ret = mul i16 %arg1, %arg2
    ret i16 %ret
  }

  define i32 @test_mul_i32(i32 %arg1, i32 %arg2) {
    %ret = mul i32 %arg1, %arg2
    ret i32 %ret
  }

  define i64 @test_mul_i64(i64 %arg1, i64 %arg2) {
    %ret = mul i64 %arg1, %arg2
    ret i64 %ret
  }

...
---
name:            test_mul_i16
# CHECK-LABEL: name:  test_mul_i16
alignment:       4
legalized:       false
regBankSelected: false
# CHECK:      registers:
# CHECK-NEXT:   - { id: 0, class: _ }
# CHECK-NEXT:   - { id: 1, class: _ }
# CHECK-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# CHECK:      body:             |
# CHECK-NEXT:   bb.0 (%ir-block.0):
# CHECK-NEXT:     %0(s16) = COPY %edi
# CHECK-NEXT:     %1(s16) = COPY %esi
# CHECK-NEXT:     %2(s16) = G_MUL %0, %1
# CHECK-NEXT:     %ax = COPY %2(s16)
# CHECK-NEXT:     RET 0, implicit %ax
body:             |
  bb.1 (%ir-block.0):
    liveins: %edi, %esi

    %0(s16) = COPY %edi
    %1(s16) = COPY %esi
    %2(s16) = G_MUL %0, %1
    %ax = COPY %2(s16)
    RET 0, implicit %ax

...
---
name:            test_mul_i32
# CHECK-LABEL: name:  test_mul_i32
alignment:       4
legalized:       false
regBankSelected: false
# CHECK:      registers:
# CHECK-NEXT:   - { id: 0, class: _ }
# CHECK-NEXT:   - { id: 1, class: _ }
# CHECK-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# CHECK:      body:             |
# CHECK-NEXT:   bb.0 (%ir-block.0):
# CHECK-NEXT:     %0(s32) = COPY %edi
# CHECK-NEXT:     %1(s32) = COPY %esi
# CHECK-NEXT:     %2(s32) = G_MUL %0, %1
# CHECK-NEXT:     %eax = COPY %2(s32)
# CHECK-NEXT:     RET 0, implicit %eax
body:             |
  bb.1 (%ir-block.0):
    liveins: %edi, %esi

    %0(s32) = COPY %edi
    %1(s32) = COPY %esi
    %2(s32) = G_MUL %0, %1
    %eax = COPY %2(s32)
    RET 0, implicit %eax

...
---
name:            test_mul_i64
# CHECK-LABEL: name:  test_mul_i64
alignment:       4
legalized:       false
regBankSelected: false
# CHECK:      registers:
# CHECK-NEXT:   - { id: 0, class: _ }
# CHECK-NEXT:   - { id: 1, class: _ }
# CHECK-NEXT:   - { id: 2, class: _ }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
# CHECK:      body:             |
# CHECK-NEXT:   bb.0 (%ir-block.0):
# CHECK-NEXT:     %0(s64) = COPY %rdi
# CHECK-NEXT:     %1(s64) = COPY %rsi
# CHECK-NEXT:     %2(s64) = G_MUL %0, %1
# CHECK-NEXT:     %rax = COPY %2(s64)
# CHECK-NEXT:     RET 0, implicit %rax
body:             |
  bb.1 (%ir-block.0):
    liveins: %rdi, %rsi

    %0(s64) = COPY %rdi
    %1(s64) = COPY %rsi
    %2(s64) = G_MUL %0, %1
    %rax = COPY %2(s64)
    RET 0, implicit %rax

...