aboutsummaryrefslogtreecommitdiff
path: root/sys/x86
Commit message (Expand)AuthorAgeFilesLines
...
* Fix build with gas.Konstantin Belousov2018-02-132-3/+3
* Move __va_list and related defines to sys/sys/_types.hWarner Losh2018-02-121-22/+0
* Expand IBRS TLA in sysctl help lines.Konstantin Belousov2018-01-311-2/+2
* IBRS support, AKA Spectre hardware mitigation.Konstantin Belousov2018-01-313-0/+59
* Do not enable PTI when IA32_ARCH_CAP_RDCL_NO bit is set.Konstantin Belousov2018-01-311-1/+2
* Add ISA PNP tables to ISA drivers. Fix a few incidental comments.Warner Losh2018-01-297-17/+23
* Assume Always Running APIC Timer for AMD CPU families >= 0x12.Alexander Motin2018-01-281-0/+3
* Use PCID to optimize PTI.Konstantin Belousov2018-01-272-7/+9
* Fix native_lapic_ipi_alloc().Konstantin Belousov2018-01-271-1/+2
* Unsign some values related to allocation.Pedro F. Giffuni2018-01-221-1/+1
* Revert r327828, r327949, r327953, r328016-r328026, r328041:Pedro F. Giffuni2018-01-211-1/+1
* Enable KPTI by default on amd64 for non-AMD CPUsEd Maste2018-01-192-0/+11
* PTI for amd64.Konstantin Belousov2018-01-174-14/+47
* Remove redundant critical_enter/exit() calls. The block of code delimitedIan Lepore2018-01-161-2/+0
* Move some code around and rename a couple variables; no functional changes.Ian Lepore2018-01-161-45/+41
* Add static inline rtcin_locked() and rtcout_locked() functions for doing aIan Lepore2018-01-161-29/+48
* x86: make some use of mallocarray(9).Pedro F. Giffuni2018-01-151-1/+1
* Convert the x86 RTC driver to use new validated BCD<->timespec conversions.Ian Lepore2018-01-151-37/+22
* Enumerate and print Intel CPU features for Speculative Execution SideKonstantin Belousov2018-01-143-2/+50
* Move VM_NUMA_ALLOC and DEVICE_NUMA under the single global config option NUMA.Jeff Roberson2018-01-141-2/+2
* amd64: Add a 48-bit MAXADDR constantConrad Meyer2018-01-131-0/+1
* Add support for NUMA domains to bus dma tags. This causes all memoryJeff Roberson2018-01-124-54/+119
* Implement 'domainset', a cpuset based NUMA policy mechanism. This allowsJeff Roberson2018-01-121-1/+2
* Make it possible to re-evaluate cpu_features.Konstantin Belousov2018-01-052-21/+28
* Use the new SDM-approved way to serialize x2APIC MSR writes.Konstantin Belousov2018-01-031-0/+1
* Add CR4.SMAP control bit.Konstantin Belousov2018-01-011-0/+1
* Use the TSLOG framework to record entry/exit timestamps for DELAY andColin Percival2017-12-311-1/+5
* With the advent of interrupt remapping, Intel has repurposed bit 11Marius Strobl2017-12-281-6/+7
* Introduce an architecture-agnostic <sys/_stdarg.h> to reducePoul-Henning Kamp2017-12-251-33/+5
* Further investigation shows this shouldn't have been added at all.Warner Losh2017-12-241-1/+0
* Comment this out until I have time to get to the bottom of why it'sWarner Losh2017-12-241-1/+1
* Warn when nonPNP ISA devices are attached in GENERIC that they areWarner Losh2017-12-231-0/+1
* Add missed AVX512VL (128 and 256 bit vector length) extensionKonstantin Belousov2017-12-232-0/+2
* Use resume_cpus() instead of restart_cpus() to resume from ACPI suspension.Bruce Evans2017-12-212-5/+16
* Remove the permanent double mapping of low physical memory and replaceBruce Evans2017-12-182-0/+29
* SPDX: use the Beerware identifier.Pedro F. Giffuni2017-11-301-0/+2
* Properly skip the first CPU. It only accidentally worked because theJung-uk Kim2017-11-301-6/+4
* SPDX: Fix some cases wrongly attributed to MIT.Pedro F. Giffuni2017-11-301-1/+1
* Add a tunable "debug.hwpstate_verify" to check P-state after changing it andJung-uk Kim2017-11-301-31/+43
* Fix style(9).Jung-uk Kim2017-11-291-8/+8
* sys/x86: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-2763-2/+128
* Remove lint support from system headers and MD x86 headers.Konstantin Belousov2017-11-234-26/+1
* sys: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-2020-0/+40
* spdx: initial adoption of licensing ID tags.Pedro F. Giffuni2017-11-182-0/+4
* Add Intel Processor Trace registers for:Ruslan Bukin2017-11-171-0/+52
* Remove i386 XBOX support.Konstantin Belousov2017-11-161-1/+0
* Add Intel Processor Trace (PT) MSRs.Ruslan Bukin2017-11-121-0/+56
* Correct operators precedence.Konstantin Belousov2017-11-091-5/+5
* Replace manyinstances of VM_WAIT with blocking page allocation flagsJeff Roberson2017-11-081-6/+3
* Add AT_HWCAP2 ELF auxiliary vector.Michal Meloun2017-10-211-2/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-24 00:33:00 +0000