aboutsummaryrefslogtreecommitdiff
path: root/sys/x86
Commit message (Expand)AuthorAgeFilesLines
* x86: Short-circuit ipi_all_but_self() on UP systemsMark Johnston2025-01-141-0/+3
* acpi/apm: Improve APM ioctl interface emulationWarner Losh2024-12-281-8/+8
* x86: Remove invalid DEVMETHOD methods for leaf devicesJohn Baldwin2024-11-306-22/+0
* legacy cpu: Add proper device_probe and device_attach routinesJohn Baldwin2024-11-301-2/+19
* kernel: Make some compile time constant variables constZhenlei Huang2024-09-211-3/+3
* Allow sysctl hw.machine/hw.machine_arch in capability modeVal Packett2024-09-201-2/+2
* x86: Detect NVMM hypervisorKevin Bowling2024-09-041-0/+1
* Increase IOAPIC_MAX_ID to 255 (from 254)Ed Maste2024-05-271-1/+6
* AMD CPUs: update bits and data from CPUID 0x8000_0008Konstantin Belousov2024-05-213-0/+30
* x86: Add Intel TD/HFI related MSR/CPUID defines to specialregs.hKoine Yuusuke2024-05-211-0/+30
* atrtc(4): Fix a typo in a sysctl descriptionGordon Bergling2024-04-181-1/+1
* Hyper-V: vPCI: limit 64 cpus for msi/msix interrupt handlingWei Hu2024-03-121-0/+7
* x86: Support multiple PCI MCFG regionsJohn Baldwin2024-01-182-3/+3
* pci_cfgreg: Add shims to preserve ABI of pci_cfgreg(read|write)John Baldwin2024-01-181-2/+5
* pci_cfgreg: Add a PCI domain argument to the low-level register APIJohn Baldwin2024-01-186-30/+31
* sysctl: Don't pass CTLFLAG_MPSAFE to SYSCTL_STRINGMark Johnston2024-01-111-2/+2
* identcpu: Let the hw.model be readable in capability modeMark Johnston2024-01-111-1/+1
* x86: Make cpu_model[] publicMark Johnston2024-01-112-1/+2
* atrtc: Add a required includeMark Johnston2024-01-041-0/+1
* DMAR: add knob to disable RMRR entries installation into domainsKonstantin Belousov2024-01-023-0/+14
* dmar(9): style, fix indentKonstantin Belousov2024-01-021-4/+4
* iommu: remove leftover sys/cdefs.h includesKonstantin Belousov2024-01-023-3/+0
* x86: AMD Zen2: Zenbleed chicken bit mitigationOlivier Certner2023-12-213-0/+127
* busdma: emit a warning for use of filtersMitchell Horne2023-12-071-0/+4
* x86: Cosmetic cleanups to struct msi_intsrcJohn Baldwin2023-10-241-7/+7
* x86 msi: Enable/disable IDT vectors for MSI groups all at onceJohn Baldwin2023-10-241-14/+20
* x86: Prefer consistent naming for loader tunablesZhenlei Huang2023-10-243-4/+4
* x86: Add sysctl flag CTLFLAG_TUN to loader tunablesZhenlei Huang2023-10-121-2/+2
* x86: Properly align interrupt vectors for MSIJohn Hay2023-10-111-1/+1
* x86: Add defines for workaround bits in AMD's MSR "Decode Configuration"Olivier Certner2023-10-101-2/+7
* msi: handle error from BUS_REMAP_INTR in msi_assign_cpuEd Maste2023-09-171-15/+32
* intr: merge interrupt table uses of MAXCOMLEN into INTRNAME_LENElliott Mitchell2023-08-311-6/+7
* sys: Remove $FreeBSD$: one-line sh patternWarner Losh2023-08-231-1/+0
* sys: Remove $FreeBSD$: one-line .c patternWarner Losh2023-08-2365-130/+0
* sys: Remove $FreeBSD$: one-line .c comment patternWarner Losh2023-08-231-1/+0
* sys: Remove $FreeBSD$: one-line .h patternWarner Losh2023-08-2316-16/+0
* sys: Remove $FreeBSD$: two-line .h patternWarner Losh2023-08-2346-92/+0
* tc_fill_vdso_timehands32(): fixKonstantin Belousov2023-08-193-3/+9
* msi: report error for attempt to use APIC ID > 255Ed Maste2023-08-171-0/+5
* linux(4): Add elf_hwcap2 to x86Dmitry Chagin2023-08-112-1/+23
* spdx: The BSD-2-Clause-NetBSD identifier is obsolete, drop -NetBSDWarner Losh2023-07-253-3/+3
* spdx: The BSD-2-Clause-FreeBSD identifier is obsolete, drop -FreeBSDWarner Losh2023-07-2565-65/+65
* linux(4): Preserve fpu xsave state across signal delivery on amd64Dmitry Chagin2023-06-291-1/+19
* linux(4): In preparation for xsave refactor fxsave code on amd64Dmitry Chagin2023-06-291-2/+7
* hwpstate_amd: calculate power if P-state info comes from MSRJohannes Totz2023-06-261-4/+28
* x86: Add defines for a couple of thermal and PM bitsMark Johnston2023-06-261-0/+2
* x86: Mark the CPU idle function table as constMark Johnston2023-06-091-3/+4
* nexus: Consistently return a pointer in failure pathsMark Johnston2023-06-021-2/+2
* Intel DMAR: remove parsing of 6-level paging capabilityJason A. Harmening2023-05-061-3/+8
* Use bool for one-bit wide bit-fieldsDimitry Andric2023-04-291-4/+4