aboutsummaryrefslogtreecommitdiff
path: root/sys/x86
Commit message (Expand)AuthorAgeFilesLines
* Fix a deficiency in the selinfo interface:Attilio Rao2011-08-251-0/+1
* Disable TSC usage inside SMP VM environments. On my VMware ESXi 4.1Mike Silbersack2011-08-221-3/+8
* Fix build when NEW_PCIB is not defined.John Baldwin2011-07-162-1/+7
* Respect the BIOS/firmware's notion of acceptable address ranges for PCIJohn Baldwin2011-07-153-5/+315
* If TSC stops ticking in C3, disable deep sleep when the user forcefullyJung-uk Kim2011-07-141-0/+1
* Move {amd64,i386}/pci/pci_bus.c and {amd64,i386}/include/pci_cfgreg.h toJohn Baldwin2011-06-222-0/+779
* Set negative quality to TSC timecounter when C3 state is enabled for IntelJung-uk Kim2011-06-221-0/+13
* Teach the compiler how to shift TSC value efficiently. As noted in r220631,Jung-uk Kim2011-06-171-2/+5
* Tidy up r222866.Jung-uk Kim2011-06-081-6/+6
* Increase quality of TSC (or TSC-low) timecounter to 1000 if it is P-stateJung-uk Kim2011-06-081-2/+27
* Introduce low-resolution TSC timecounter "TSC-low". It replaces the normalJung-uk Kim2011-06-081-6/+38
* Remove a redundant assignment since r221703.Jung-uk Kim2011-06-081-3/+0
* MFCAttilio Rao2011-05-092-11/+75
|\
| * Implement boot-time TSC synchronization test for SMP. This test is executedJung-uk Kim2011-05-092-11/+75
* | MFCAttilio Rao2011-05-062-47/+13
|\|
| * Retire isa_setup_intr() and isa_teardown_intr() and use the generic busJohn Baldwin2011-05-061-22/+0
| * Some changes around LAPIC timer programming.Alexander Motin2011-05-051-25/+13
* | Commit the support for removing cpumask_t and replacing it directly withAttilio Rao2011-05-051-1/+1
|/
* Reimplement how PCI-PCI bridges manage their I/O windows. Previously theJohn Baldwin2011-05-032-0/+2
* Fix build with clang. Please note there is an LLVM/Clang PR:Jung-uk Kim2011-05-021-1/+1
* Add implementations of BUS_ADJUST_RESOURCE() to the PCI bus driver,John Baldwin2011-05-022-21/+38
* Change rman_manage_region() to actually honor the rm_start and rm_endJohn Baldwin2011-04-291-1/+1
* Detect VMware guest and set the TSC frequency as reported by the hypervisor.Jung-uk Kim2011-04-291-17/+101
* Turn off periodic recalibration of CPU ticker frequency if it is invariant.Jung-uk Kim2011-04-281-1/+1
* Add the watchdogs patting during the (shutdown time) disk syncing andAttilio Rao2011-04-281-0/+8
* Use ACPI-supplied CPU frequencies instead of estimated ones as we are aboutJung-uk Kim2011-04-271-3/+3
* Use newly added rdtsc32() for DELAY(9) as well.Jung-uk Kim2011-04-141-1/+1
* Work around an emulator problem where virtual CPU advertises TSC is P-stateJung-uk Kim2011-04-141-2/+12
* Use newly added rdtsc32() for the timecounter_get_t method.Jung-uk Kim2011-04-141-2/+3
* Add some tunable descriptions about x86 timers.Jung-uk Kim2011-04-142-2/+3
* Do not use TSC for DELAY(9) if it not P-state invariant to avoid possibleJung-uk Kim2011-04-121-1/+1
* Probe capability to find effective frequency. When the TSC is P-stateJung-uk Kim2011-04-121-0/+9
* Add a new tunable 'machdep.disable_tsc_calibration' to allow skipping TSCJung-uk Kim2011-04-121-16/+93
* Merge two similar functions to reduce duplication.Jung-uk Kim2011-04-111-30/+29
* Refactor DELAYDEBUG as it is only useful for correcting i8254 frequency.Jung-uk Kim2011-04-081-13/+14
* Use atomic load & store for TSC frequency. It may be overkill for amd64 butJung-uk Kim2011-04-073-11/+15
* Revert r219676.Jung-uk Kim2011-03-161-3/+5
* Do not let machdep.tsc_freq modify tsc_freq itself. It is bad for i386 asJung-uk Kim2011-03-151-5/+3
* Deprecate tsc_present as the last of its real consumers finally disappeared.Jung-uk Kim2011-03-151-7/+2
* When TSC is unavailable, broken or disabled and the current timecounter hasJung-uk Kim2011-03-141-10/+43
* Add a tunable "machdep.disable_tsc" to turn off TSC. Specifically, it turnsJung-uk Kim2011-03-111-7/+11
* Turn off pointless P-state invariant TSC detection based on CPU modelJung-uk Kim2011-03-101-6/+9
* Deprecate rarely used tsc_is_broken. Instead, we zero out tsc_freq becauseJung-uk Kim2011-03-102-3/+2
* Set C1 "I/O then Halt" capability bit for Intel EIST. Some broken BIOSesJung-uk Kim2011-02-251-2/+5
* Fix typos - remove duplicate "is".Rebecca Cran2011-02-231-1/+1
* Use a dedicated taskqueue with a thread that runs at a software-interruptJohn Baldwin2011-02-031-3/+7
* Introduce signed and unsigned version of CTLTYPE_QUAD, renamingMatthew D Fleming2011-01-191-2/+2
* If an interrupt on an I/O APIC is moved to a different CPU after it hasJohn Baldwin2011-01-131-2/+0
* Revert to using bus_size_t for the bounce_zone's alignment member.Matthew D Fleming2011-01-131-3/+10
* Fix a brain fart. Since this file is shared between i386 and amd64, aMatthew D Fleming2011-01-121-3/+3