aboutsummaryrefslogtreecommitdiff
path: root/contrib/gcc/config/sparc/sparclet.md
diff options
context:
space:
mode:
authorEd Maste <emaste@FreeBSD.org>2020-02-29 12:40:27 +0000
committerEd Maste <emaste@FreeBSD.org>2020-02-29 12:40:27 +0000
commita9854bc3812b6f33a74305c7f7531247e3cfd85b (patch)
tree07f816799aa55b889abd9b3ee80107307c799dc6 /contrib/gcc/config/sparc/sparclet.md
parenta5798ec8ceeb79c01c579e87d989e352587ccc32 (diff)
Remove contrib/gcc and contrib/gcclibs
GCC 4.2.1 was disconnected from FreeBSD in r358454. Sponsored by: The FreeBSD Foundation
Notes
Notes: svn path=/head/; revision=358459
Diffstat (limited to 'contrib/gcc/config/sparc/sparclet.md')
-rw-r--r--contrib/gcc/config/sparc/sparclet.md44
1 files changed, 0 insertions, 44 deletions
diff --git a/contrib/gcc/config/sparc/sparclet.md b/contrib/gcc/config/sparc/sparclet.md
deleted file mode 100644
index fdc03ab0985b..000000000000
--- a/contrib/gcc/config/sparc/sparclet.md
+++ /dev/null
@@ -1,44 +0,0 @@
-;; Scheduling description for SPARClet.
-;; Copyright (C) 2002 Free Software Foundation, Inc.
-;;
-;; This file is part of GCC.
-;;
-;; GCC is free software; you can redistribute it and/or modify
-;; it under the terms of the GNU General Public License as published by
-;; the Free Software Foundation; either version 2, or (at your option)
-;; any later version.
-;;
-;; GCC is distributed in the hope that it will be useful,
-;; but WITHOUT ANY WARRANTY; without even the implied warranty of
-;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-;; GNU General Public License for more details.
-;;
-;; You should have received a copy of the GNU General Public License
-;; along with GCC; see the file COPYING. If not, write to
-;; the Free Software Foundation, 51 Franklin Street, Fifth Floor,
-;; Boston, MA 02110-1301, USA.
-
-;; The SPARClet is a single-issue processor.
-
-(define_automaton "sparclet")
-
-(define_cpu_unit "sl_load0,sl_load1,sl_load2,sl_load3" "sparclet")
-(define_cpu_unit "sl_store,sl_imul" "sparclet")
-
-(define_reservation "sl_load_any" "(sl_load0 | sl_load1 | sl_load2 | sl_load3)")
-(define_reservation "sl_load_all" "(sl_load0 + sl_load1 + sl_load2 + sl_load3)")
-
-(define_insn_reservation "sl_ld" 3
- (and (eq_attr "cpu" "tsc701")
- (eq_attr "type" "load,sload"))
- "sl_load_any, sl_load_any, sl_load_any")
-
-(define_insn_reservation "sl_st" 3
- (and (eq_attr "cpu" "tsc701")
- (eq_attr "type" "store"))
- "(sl_store+sl_load_all)*3")
-
-(define_insn_reservation "sl_imul" 5
- (and (eq_attr "cpu" "tsc701")
- (eq_attr "type" "imul"))
- "sl_imul*5")